鈥淢ethods for Timing Analysis and Logic Synthesis to Decrease Power Dissipation of VLSI Circuits,鈥� 1995.